Performance analysis of 4:1 MUX APUF Architecture Implemented on Zynq 7000 SoC FPGA. - Kaveri Hatti; C. Paramasivam (Integr., 2025)