An FPGA implementation of a DWT with 5/3 filter using semi-programmable hardware. - Akira Yamawaki 002; Kazuharu Morita; Masahiko Iwane (APCCAS, 2008)