A 15-ns 32*32-b CMOS multiplier with an improved parallel structure. - Masato Nagamatsu; Shigeru Tanaka; Junji Mori; Katsusi Hirano; Tatsuo Noguchi; Kazuhisa Hatanaka (IEEE J. Solid State Circuits, 1990)