Circuit Techniques to Enhance Linearity and Intrinsic Gain to Realize a 1.2 V, 200 MHz, +10.3 dBm IIP3 and 7th-Order LPF in a 65 nm CMOS. - Yasuhiro Sugimoto; Kazuma Sakatoh (IEICE Trans. Electron., 2013)