Systematic Offset Voltage Reduction Methods Using Half-Circuit of Input Stage in the Two-Stage CMOS Operational Amplifiers and Comparators. - Kazumasa Arimura; Ryoichi Miyauchi; Koichi Tanno (IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2025)