An Implementation of Delay Testable Boundary Scan and Post-Bond Test Results in a 3D IC. - Hiroyuki Yotsuyanagi; Keigo Takami; Masaki Hashizume (IEEE J. Emerg. Sel. Topics Circuits Syst., 2025)