Energy-Efficient Nonvolatile RISC-V CPU with a Custom Instruction-Controlled Accelerator. - Keisuke Sakamoto; Masanori Natsui; Takahiro Hanyu (MWSCAS, 2022)