A new optimization strategy for CMOS device process in the era of 0.2 μm and beyond for MPU's and ASIC's. - Kazutaka Mori; Ken'ichi Kikushima; Fumio Ootsuka; Shin'ichiro Mitani (CICC, 1998)