Random Generation of Test Instances for Logic Optimizers. - Kazuo Iwama; Kensuke Hino (DAC, 1994)

Random benchmark circuits with controlled attributes. - Kazuo Iwama; Kensuke Hino; Hiroyuki Kurokawa; Sunao Sawada (ED&TC, 1997)