A low-power, area-efficient all-digital delay-locked loop for DDR3 SDRAM controller. - Hongming Chen 002; Song Ma; Liu Wang; Hao Zhang; Kenyi Pan; Yuhua Cheng (Sci. China Inf. Sci., 2014)