Precise control of instruction caches. - Maria Smirli; Dimitris Lioupis; Kevin D. Kissell (HiPC, 1998)

MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing. - Kevin D. Kissell (HiPEAC, 2008)