A 5.2Gb/p/s GDDR5 SDRAM with CML clock distribution network. - KyungHoon Kim; SangSic Yoon; KiChang Kwean; DaeHan Kwon; SunSuk Yang; MunPhil Park; YongKi Kim; ByongTae Chung (ESSCIRC, 2008)