Simulation of serpentine trace of DQ PCB layout for DDR3 applications. - Baekseok Ko; Joo-Won Kim; Kihun Oh; Chan-Keun Kwon; Soo-Won Kim (ICCE, 2016)