A family of module generators for the layout synthesis of I/O buffers. - Kim-Minh Nguyen; Martin C. Lefebvre (VLSI, 1993)