Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks. - Benoit Nadeau-Dostie; Kiyoshi Takeshita; Jean-Francois Cote (ITC, 2008)