A power optimized decimator architecture for cascaded sigma-delta analog-to-digital converters. - Markus Becker 003; Knut Heiber; Maurits Ortmanns; Yiannos Manoli (ICECS, 2003)