Using a hierarchical DfT methodology in high frequency processor designs for improved delay fault testability. - Michael Kessler; Gundolf Kiefer; Jens Leenstra; Knut Schünemann; Thomas Schwarz; Hans-Joachim Wunderlich (ITC, 2001)