An Effective and Efficient Framework for Clock Latency Range Aware Clock Network Synthesis. - Sheng Chou; Cheng-Shen Han; Po-Kai Huang; Ko-Fan Tien; Tsung-Yi Ho (IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2011)