A 32-Mb chain FeRAM with segment/stitch array architecture. - Shinichiro Shiratake; Tadashi Miyakawa; Yoshiaki Takeuchi; Ryu Ogiwara; Masahiro Kamoshida; Katsuhiko Hoya; Kohei Oikawa; Tohru Ozaki; Iwao Kunishima; Koji Yamakawa; Shigeki Sugimoto; Daisaburo Takashima; et al. (IEEE J. Solid State Circuits, 2003)