Verification and Validation with Prototype Chip Implemented with Layout Level Scan C-Elements. - Hiroshi Iwata; Kokoro Yamasaki; Ken-ichi Yamaguchi (J. Electron. Test., 2024)