Testing of switch blocks in TSV-reduced Three-Dimensional FPGA. - Kouta Maebashi; Kazuteru Namba; Masato Kitakami (DFTS, 2013)