Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process. - Chua-Chin Wang; Kuan-Yu Chao; Sivaperumal Sampath; Ponnan Suresh (IEEE Trans. Very Large Scale Integr. Syst., 2020)