Architecture Exploration and Delay Minimization Synthesis for SET-Based Programmable Gate Arrays. - Chia-Cheng Wu; Kung-Han Ho; Juinn-Dar Huang; Chun-Yao Wang (ISVLSI, 2018)