A design of ternary logic circuits using M-NAND and NOT gates. - Akio Odaka; Kunio Satoh (Syst. Comput. Jpn., 1985)