A 200-MHz CMOS phase-locked loop with dual phase detectors. - Kurt M. Ware; Hae-Seung Lee; Charles G. Sodini (IEEE J. Solid State Circuits, 1989)