Low power pulsed flip-flop with clock gating and conditional pulse enhancement. - Kuruvilla John; R. S. Vinod Kumar; S. S. Kumar 001 (Int. J. Autom. Control., 2021)