A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory. - Qian Zhao 001; Kyosei Yanagida; Motoki Amagasaki; Masahiro Iida; Morihiro Kuga; Toshinori Sueyoshi (FPL, 2014)