Memory cell and technology issues for 64- and 256-Mbit one-transistor cell MOSD DRAMs. - A. F. Tasch Jr.; Laureen H. Parker (Proc. IEEE, 1989)