Lei Wang

Orcid: 0000-0003-3249-7333

Affiliations:
  • National University of Defense Technology, College of Computer, Changsha, China (PhD 2006)


According to our database1, Lei Wang authored at least 67 papers between 2004 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
M-LSM: An Improved Multi-Liquid State Machine for Event-Based Vision Recognition.
J. Comput. Sci. Technol., December, 2023

Back to Homogeneous Computing: A Tightly-Coupled Neuromorphic Processor With Neuromorphic ISA.
IEEE Trans. Parallel Distributed Syst., November, 2023

2022
LSMCore: A 69k-Synapse/mm<sup>2</sup> Single-Core Digital Neuromorphic Processor for Liquid State Machine.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022

Optimal Mapping of Spiking Neural Network to Neuromorphic Hardware for Edge-AI.
Sensors, 2022

Hardware-aware liquid state machine generation for 2D/3D Network-on-Chip platforms.
J. Syst. Archit., 2022

A Hardware Security Isolation Architecture for Intelligent Accelerator.
Proceedings of the IEEE International Conference on Trust, 2022

NeuProMa: A Toolchain for Mapping Large-Scale Spiking Convolutional Neural Networks onto Neuromorphic Processor.
Proceedings of the Network and Parallel Computing, 2022

A Spatio-Temporal Event Data Augmentation Method for Dynamic Vision Sensor.
Proceedings of the Neural Information Processing - 29th International Conference, 2022

Dynamic Vision Sensor Based Gesture Recognition Using Liquid State Machine.
Proceedings of the Artificial Neural Networks and Machine Learning - ICANN 2022, 2022

2021
A multi-objective LSM/NoC architecture co-design framework.
J. Syst. Archit., 2021

HashHeat: A hashing-based spatiotemporal filter for dynamic vision sensor.
Integr., 2021

A neural architecture search based framework for liquid state machine design.
Neurocomputing, 2021

Bactran: A Hardware Batch Normalization Implementation for CNN Training Engine.
IEEE Embed. Syst. Lett., 2021

Evolutionary Recurrent Neural Architecture Search.
IEEE Embed. Syst. Lett., 2021

Fine-Grained Video Deblurring with Event Camera.
Proceedings of the MultiMedia Modeling - 27th International Conference, 2021

A Hardware Aware Liquid State Machine Generation Framework.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

Efficient Memory Access-Aware BWA-SMEM Seeding Accelerator for Genome Sequencing.
Proceedings of the 2021 IEEE 23rd Int Conf on High Performance Computing & Communications; 7th Int Conf on Data Science & Systems; 19th Int Conf on Smart City; 7th Int Conf on Dependability in Sensor, 2021

Enhancing the Performance of Liquid State Machine with Time-Division Sampling and Reservoir Reconstructing.
Proceedings of the 2021 IEEE 23rd Int Conf on High Performance Computing & Communications; 7th Int Conf on Data Science & Systems; 19th Int Conf on Smart City; 7th Int Conf on Dependability in Sensor, 2021

A Novel Ring-based Small-World NoC for Neuromorphic Processor.
Proceedings of the 32nd IEEE International Conference on Application-specific Systems, 2021

2020
A Memristor-Based Spiking Neural Network With High Scalability and Learning Efficiency.
IEEE Trans. Circuits Syst. II Express Briefs, 2020

CSMO-DSE: Fast and Precise Application-driven DSE Guided by Criticality and Sensitivity Analysis.
ACM J. Emerg. Technol. Comput. Syst., 2020

ASIE: An Asynchronous SNN Inference Engine for AER Events Processing.
ACM J. Emerg. Technol. Comput. Syst., 2020

A Machine Learning Framework with Feature Selection for Floorplan Acceleration in IC Physical Design.
J. Comput. Sci. Technol., 2020

SIES: A Novel Implementation of Spiking Convolutional Neural Network Inference Engine on Field-Programmable Gate Array.
J. Comput. Sci. Technol., 2020

Laius: an energy-efficient FPGA CNN accelerator with the support of a fixed-point training framework.
Int. J. Comput. Sci. Eng., 2020

An Overhead-Free Max-Pooling Method for SNN.
IEEE Embed. Syst. Lett., 2020

SeqXFilter: A Memory-efficient Denoising Filter for Dynamic Vision Sensors.
CoRR, 2020

A Noise Filter for Dynamic Vision Sensors based on Global Space and Time Information.
CoRR, 2020

Exploration of Input Patterns for Enhancing the Performance of Liquid State Machines.
CoRR, 2020

Hybrid Deblur Net: Deep Non-Uniform Deblurring With Event Camera.
IEEE Access, 2020

CompressedCache: Enabling Storage Compression on Neuromorphic Processor for Liquid State Machine.
Proceedings of the Network and Parallel Computing, 2020

Recurrent Neural Architecture Search based on Randomness-Enhanced Tabu Algorithm.
Proceedings of the 2020 International Joint Conference on Neural Networks, 2020

FTR-NAS: Fault-Tolerant Recurrent Neural Architecture Search.
Proceedings of the Neural Information Processing - 27th International Conference, 2020

Real-Time Gesture Classification System Based on Dynamic Vision Sensor.
Proceedings of the Neural Information Processing - 27th International Conference, 2020

MAMAP: Congestion Relieved Memetic Algorithm based Mapping Method for Mapping Large-Scale SNNs onto NoC-based Neuromorphic Hardware.
Proceedings of the 22nd IEEE International Conference on High Performance Computing and Communications; 18th IEEE International Conference on Smart City; 6th IEEE International Conference on Data Science and Systems, 2020

SNEAP: A Fast and Efficient Toolchain for Mapping Large-Scale Spiking Neural Network onto NoC-based Neuromorphic Platform.
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020

Application-specific network-on-chip design space exploration framework for neuromorphic processor.
Proceedings of the 17th ACM International Conference on Computing Frontiers, 2020

HashHeat: An O(C) Complexity Hashing-based Filter for Dynamic Vision Sensor.
Proceedings of the 25th Asia and South Pacific Design Automation Conference, 2020

PRBN: A Pipelined Implementation of RBN for CNN Training.
Proceedings of the Advanced Computer Architecture - 13th Conference, 2020

A Software-Hardware Co-exploration Framework for Optimizing Communication in Neuromorphic Processor.
Proceedings of the Advanced Computer Architecture - 13th Conference, 2020

Liquid State Machine Applications Mapping for NoC-Based Neuromorphic Platforms.
Proceedings of the Advanced Computer Architecture - 13th Conference, 2020

2019
A Low-Power and High-PSNR Unified DCT/IDCT Architecture Based on EARC and Enhanced Scale Factor Approximation.
IEEE Access, 2019

PRTSM: Hardware Data Arrangement Mechanisms for Convolutional Layer Computation on the Systolic Array.
Proceedings of the Network and Parallel Computing, 2019

A Systolic SNN Inference Accelerator and its Co-optimized Software Framework.
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019

ASIE: An Asynchronous SNN Inference Engine for AER Events Processing.
Proceedings of the 25th IEEE International Symposium on Asynchronous Circuits and Systems, 2019

2018
Systolic Array Based Accelerator and Algorithm Mapping for Deep Learning Algorithms.
Proceedings of the Network and Parallel Computing, 2018

A Parallel Algorithm for Instruction Dependence Graph Analysis Based on Multithreading.
Proceedings of the IEEE International Conference on Parallel & Distributed Processing with Applications, 2018

Pre-Calculating Ising Memory: Low Cost Method to Enhance Traditional Memory with Ising Ability.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Live Demonstration: Image Segmentation on the FPGA-based Pre-calculating Ising Memory.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Memory Bandwidth and Energy Efficiency Optimization of Deep Convolutional Neural Network Accelerators.
Proceedings of the Advanced Computer Architecture - 12th Conference, 2018

2017
ACCDSE: A Design Space Exploration Framework for Convolutional Neural Network Accelerator.
Proceedings of the Computer Engineering and Technology - 21st CCF Conference, 2017

Laius: An 8-Bit Fixed-Point CNN Hardware Inference Engine.
Proceedings of the 2017 IEEE International Symposium on Parallel and Distributed Processing with Applications and 2017 IEEE International Conference on Ubiquitous Computing and Communications (ISPA/IUCC), 2017

FixCaffe: Training CNN with Low Precision Arithmetic Operations by Fixed Point Caffe.
Proceedings of the Advanced Parallel Processing Technologies, 2017

2016
Shielding STT-RAM Based Register Files on GPUs against Read Disturbance.
ACM J. Emerg. Technol. Comput. Syst., 2016

The Macro-DSE for HPC Processing Unit: The Physical Constraints Perspective.
Proceedings of the Green, Pervasive, and Cloud Computing - 11th International Conference, 2016

Coarse Granularity Data Migration Based Power Management Mechanism for 3D DRAM Cache.
Proceedings of the Advanced Computer Architecture - 11th Conference, 2016

2015
Modeling and Analyzing of 3D DRAM as L3 Cache Based on DRAMSim2.
Proceedings of the Computer Engineering and Technology - 19th CCF Conference, 2015

A Scalable and Fast Microprocessor Design Space Exploration Methodology.
Proceedings of the IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2015

2013
DCP: Improving the Throughput of Asynchronous Pipeline by Dual Control Path.
Proceedings of the 10th IEEE International Conference on High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing, 2013

2009
A New Description Language for Data-Driven Asynchronous Circuits and its Design Flow.
Proceedings of the 2009 Pacific-Asia Conference on Circuits, Communications and Systems, 2009

The Design of Asynchronous Microprocessor Based on Optimized NCL_X Design-Flow.
Proceedings of the International Conference on Networking, Architecture, and Storage, 2009

2008
Performance Bound Analysis and Retiming of Timed Circuits.
Proceedings of the 9th International Conference for Young Computer Scientists, 2008

2007
An Optimal Design Method for De-synchronous Circuit Based on Control Graph.
Proceedings of the Advanced Parallel Processing Technologies, 7th International Symposium, 2007

2006
Research and Implementation of a 32-Bit Asynchronous Multiplier.
J. Comput. Res. Dev., 2006

Cycle Period Analysis and Optimization of Timed Circuits.
Proceedings of the Advances in Computer Systems Architecture, 11th Asia-Pacific Conference, 2006

An Approximate Method for Performance Evaluation of Asynchronous Pipeline Rings.
Proceedings of the Sixth International Conference on Computer and Information Technology (CIT 2006), 2006

2004
TengYue-1TengYue: In Chinese means jump over.: A High Performance Embedded SoC.
Proceedings of the Advances in Computer Systems Architecture, 9th Asia-Pacific Conference, 2004


  Loading...