Parallel DICE Cells and Dual-Level CEs based 3-Node-Upset Tolerant Latch Design for Highly Robust Computing. - Aibin Yan; Zijie Zhai; Lele Wang 011; Jixiang Zhang 007; Ningning Cui; Tianming Ni; Xiaoqing Wen (ITC-Asia, 2021)