A 3.6 GS/s 7b TI-LU 2b/cycle SAR ADC in 65 nm CMOS with Preamplifier-Level Interpolation and Shared-Reference Background Offset Calibration. - Jie Zhang; Lexing Yuan; Weifeng Sun; Xueyong Zhang (ISCAS, 2026)