A 6-Gb/s adaptive-loop-bandwidth clock and data recovery (CDR) circuit. - Li-Hung Chiueh; Tai-Cheng Lee (A-SSCC, 2014)