Using a Balanced Quad List Quad Tree to Speed Up a Hierarchical VLSI Compaction Scheme. - Pei-Yung Hsiao; Lih-Der Jang (VLSI Design, 1992)