A compact SCR structure with reduced trigger voltage and parasitic capacitance for high-speed I/O ESD protection. - Longhua Lin; Shupeng Chen; Ruibo Chen; Zhengwei Zhang; Hongxia Liu; Feibo Du; Zhiwei Liu (Microelectron. J., 2026)