Architectural and System Implications of CXL-enabled Tiered Memory. - Yujie Yang; Lingfeng Xiang; Peiran Du; Zhen Lin; Weishu Deng; Ren Wang 001; Andrey Kudryavtsev; Louis Ko; Hui Lu 001; Jia Rao (CoRR, 2025)