Fault injection methodology for single event effects on clock-gated ASICs. - Luis Alberto Contreras Benites; Fernanda Lima Kastensmidt (LATS, 2017)

Automated design flow for applying Triple Modular Redundancy (TMR) in complex digital circuits. - Luis Alberto Contreras Benites; Fernanda Lima Kastensmidt (LATS, 2018)