Improving a design methodology of synthesizable VHDL with formal verification. - Luis Gustavo Perpetuo Costa Marques; Max Hering de Queiroz; Jean-Marie Farines (LASCAS, 2016)