Bottom-Up Generation of Verilog Designs for Testing EDA Tools. - João Victor Amorim; Luiza de Melo Gomes; Rafael Sumitani; Raissa Maciel; Augusto Mafra; Mirlaine Crepalde; Fernando Magno Quintão Pereira (CoRR, 2025)