Coding Techniques in Verilog for Finite State Machine Designs in FPGA. - Valery Salauyou; Lukasz Zabrocki (CISIM, 2019)