A method to assess the robustness of cryptographic circuits at the design stage. - M. Arévalo-Garbayo; Marta Portela-García; Mario García-Valderas; Celia López-Ongil; Luis Entrena (Microelectron. J., 2014)