A Pipelined Parallel Processor to Implement MD4 Message Digest Algorithm on Xilinx FPGA. - M. Bhaskar Sherigar; A. S. Mahadevan; K. Senthil Kumar; David S. Sumam (VLSI Design, 1998)