A mathematical model to assess the influence of parallelism in a semiconductor back-end test floor. - Davide Appello; M. Laurino; Marco Pranzo (ITC-Asia, 2017)