An 11-bit 20-MSample/s pipelined ADC with OTA bias current regulation to optimize power dissipation. - José Ángel Díaz-Madrid; Ginés Doménech-Asensi; José-Alejandro López Alcantud; M. Oberst (ISCAS, 2017)