A multi-microprocessor computing system with an optimised asynchronous unibus architecture. - M. R. Sach (1979)