A Power-Efficient High-Speed D-Latch Architecture for Enhanced PDP Performance. - Rakhi R.; Siddharth R. K.; M. Vijay Babu; K. G. Shreeharsha; M. H. Vasantha; Y. B. Nithin Kumar (IEEE Access, 2026)