Implementation of a PLL Loop Circuit for Frequency Synthesis in 65 nm CMOS Technology. - Magdalena Tyminska; Maciej Kucharski; Witold A. Pleskacz (MIXDES, 2025)