An architecture design of SAD based template matching for fast queue counter in FPGA. - Trio Adiono; Mahendra Drajat Adhinata; Novi Prihatiningrum; Ricky Disastra; Rachmad Vidya Wicaksana Putra; Amy Hamidah Salman (ISPACS, 2016)