Optimizing Sub bytes and Mix Column to improve performance of AES in Virtex 7 FPGA. - Mahendrakumar Gunasekaran; Kumar Rahul; Santosh Yachareni (ISNCC, 2021)