A fault-tolerant combinational circuit with fault diagnosis capability - To mask and detect the loss of any one connection between gate circuits. - Masakatsu Nishigaki; Makoto Nakano; Masakazu Soga (Syst. Comput. Jpn., 2003)