A 1.8-V GPIO With Design-Technology-Reliability Co-Optimization in Sub-3-nm GAA-NS Technology. - Wen-Chieh Chen; Shih-Hung Chen; Man-Ching Huang; Shu-Wei Chang; Geert Hellings; Guido Groeseneken (IEEE J. Solid State Circuits, 2025)